All-digital Synchronizers for Dpsk Demodulators
نویسنده
چکیده
Bit synchronization is an important operation used at the receiving end of synchronous communication systems for providing a reference bit clock to the receiver; this reference marks the instants at which transition in data bits occur at the transmitting end. In some DPSK demodulator realizarions, like the integrate-and-dwnp scheme, the bit clock is essential for &a recovery itself. But in most demodulators the bit clock is required just for "cleaning up" the demodulated data and to provide an output with uniform data widths. Generally this is done by sampling the demodulator output (called the "raw data") with another clock, which is in phase opposition with respect to the bit clock. Instants at which the bit clock transitions have to occur at the receiver and which are not a prwri known to the receiver, are rcsually estimated based on transitions of the received data. Such estimators are commonly realized as phase locked loops (PLL) with data transitions as reference inpis. In the presence of noise in the communication channel, transitions of bit clock waveform produced by the receiver synchronizer do not occur at exactly uniform intervals, but will have a random fluctuation, called the jitter, associated with them. Hence, cleaning up the demodulator output with the bit clock introduces some additional errors into the demodulated data and thus degrades the biterror rate (BER) performance of the demodulator. In this paper, Maimurn-A Posteriori (MAP) and Data Transition Tracking b o p (DWL) synchronizers are developed for the DPSK scheme. In their original form, these synchronizers require substantial hardware for their realization. By some simplifications, hardware complexity is considerably reduced and simplified "all-digital'' MAP and DlTL synchronizers are suggested. The hardware needed to realize these schemes is not significantly more than that required for the simple early-late scheme, Results of computer simulation studies on alldigital MAP and DlTL synchronizers are given. They not only indicate that the degradation in the BER perjormance of the demodulator due to these synchronizers is about 02 d6, as compared to I to 2 dB for the simple early-late scheme, but also that the MAP and DlTL schemes have much lower jitter. Results of an experimental study on microprocessor-based hardware realizations of the synchronizers are given. The circuits developed are suitable for the realization of a digital IC for synchronization as well as in DPSK Modems. * H.S. Jamadagni and B.S.Sonde are with the Indian Institute of Science, Bangalore, India and A.V. Shah is with Institut de Microtechnique (Phone: 038.24 60 00. F A X 038.25 42 76). University of Neuchad, Switzerland
منابع مشابه
Near-optimum Synchronisers for Dpsk Modulation Schemes
Abstract: In this paper, simplified forms of Maximum A Posteriori ('MAP) synchronizers are developed for the DPSK scheme. It is shown these Circuits are simple enough to be realized only with digital ICs. such that, this conditional PDF is maximized which in turn minimizes estimation mor [l]. In Maximum Likelihood (ML) estimation, E is assumed to be an unknown constant in the range -Tf2 to +TJ2...
متن کاملPseudo - Coherent Dcmoclulation for Mobile Satellite Systems
J”his paper proposes three so-called pscudocohcrcnt demodulation schemes for usc in land mobile satellite channels, ‘J’he schcmcs arc derived based on maximum-likelihood (Ml.) estimation and dckction of an N-symbol observation of ttm received signal, Simulation results for all three demodulators arc presented to allow comparison with the performance of differential PSK (DPSK), and ideal coheren...
متن کاملAn Influence of Intentional Jamming Signals on Dsp Based Demodulators
Resistance of d~~erent types of digital radio signals to certain interferences and jamming signals is essential @om milita~ point of view. An experimental method was chosen to take into consideration injluerwe of all factors and elements to achieve more accurate results. This paper presents results of experiments concerning influence of intentional jamming on digital FSK and PSK demodulators. S...
متن کاملFPGA Implementation of Demodulators in Software Defined Radio Systems
The implementation of digital demodulators using FPGA platform has been presented in this paper. The softwarehardware platform based on Spartan 3A has been developed for digital signal processing purposes .This platform represents the optimal choice from the standpoint of costs, performance and power consumption. The bank of FIR filters is particularly designed for signal analysis applications....
متن کاملEffects of the Noise Spikes on the Digital Symbol Synchronizers
1 This work study the effects of the noise spikes on the digital symbol synchronizers. In these synchronizers, we distinguish two types namely the combinational digital symbol synchronizers and the sequential digital symbol synchronizers. The combinational type has a phase detector without intern memory whereas the sequential type has a phase detector with intern memory. The objective is to stu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998